RISC-V Preemptive Multithreaded Kernel
Implemented multicore preemptive threading with timer interrupts enabling O(1) forced context switching. Additionally, built synchronization primitives (semaphores, reusable barriers, promises, mutexes).
Source Code









